Emulating Future HPC SoC Architectures



Farzad Fatollahi-Fard, Dave Donofrio, John Shalf Lawrence Berkeley National Lab

SC15 Emerging Technologies November 17-19, 2015 – Austin, TX





What's Our Motivation? Co-Design for Exascale (CoDEx)


CoDEx **Motivation** Component Code analysis; unbounded Concept hardware models; gross feature exploration ExaSAT, Spreadsheet models NoCSim, DRAMSim, NVRAMSim, HMC Models CHISEL generated Software Kernel optimization; flexible components, Tensillica Xtensa Simulator models, SystemC based models from models; fast iteration of hardware industry features Full application optimization; parameter space reduced through Hardware concept and software models to Gateware, CHISEL generated **Emulation** focus on a small number of point components, NoCSim, Tensilica designs Xtensa processors Represents complete hardware Circuit implementation for single point **Synthesis** design; accurate power and area FPGAs, ASIC, Power model estimates parameter extraction





Building an SoC from IP Logic Blocks

It's Legos with a some extra integration and verification cost




Parallelism increasing NERSC Trends

	Franklin	Hopper	Edison	Cori (NERSC 8)
Core Count	4	24	48 (logical)	>60
Clock Rate	2.3GHz	2.1GHz	2.4 GHz	~1.5GHz
Memory	8GB	32GB	64GB	64-128GB +On package
Peak Perf	0.352 PF	1.288 PF	2.57 PF	> 3 TF

Hierarchical Power Costs

Data Movement is the Dominant Power Cost




Science 5



Other Parameters Impact Performance

For Example, Topology...



An analysis of on-chip interconnection networks for large-scale chip multiprocessors ACM Transactions on computer architecture and code optimization (TACO), April 2010

 Network topology can greatly influence application performance





What tools exist for NoC research


What Tools Do We Have to Evaluate Large, Complex Networks of Cores?

Software models

 Fast to create, but plagued by long runtimes as system size increases

Hardware emulation

 Fast, accurate evaluate that scales with system size but suffers from long development time



A complexity-effective architecture for accelerating fullsystem multiprocessor simulations using FPGAs. FPGA 2008








Chisel: A New Hardware DSL

Constructing Hardware In a Scala Embedded Language


- Chisel provides both software and hardware models from the same codebase
- Object-oriented hardware development
 - Allows definition of structs and other highlevel constructs
- Powerful libraries and components ready to use
- Working processors fabricated using Chisel





Chisel Overview How Does Chisel Work?

- Not "Scala to Gates"
- Describe hardware functionality
- Chisel creates graph representation
 - Flattened
- Each node translated to Verilog or C++








Recent Chisel Designs

Chisel Code Successfully Boots Linux




Science 10

BERKELEY LAB



- A completely open ISA that is freely available to academia and industry
- A real ISA suitable for direct native hardware implementation, not just simulation or binary translation
- 32-bit, 64-bit, and 128-bit address space variants for applications, operating system kernels, and hardware implementations.










Z-Scale Tiny 32-bit RISC-V System


- A tiny 32-bit 3-stage RISC-V core generator suited for microcontrollers and embedded systems
- Z-scale is designed to talk to AHB-Lite buses
- Z-scale generator also generates the interconnect between core and devices
 - Includes buses, slave muxes, and crossbars







Z-Scale Tiny 32-bit RISC-V System








OpenSoC Fabric

An Open-Source, Flexible, Parameterized, NoC Generator


- Part of the CoDEx tool suite
- Written in Chisel
- Dimensions, topology, VCs all configurable
- Fast functional C++ model for functional validation
- Verilog based description for FPGA or ASIC
 - Synthesis path enables accurate power / energy modeling







Top Level Diagram








Office of Science 15

Functional Hierarchy








Office of Science 16

Top Level Modules Topology

- Stiches routers together
- Assigns routers individual ID
- Assigns Routing Function to routers
- Connections Injection and Ejection Queues for network endpoints







OpenSoC Top Level Modules Router

- Created and connected by Topology module
- Instantiates and connects:
 - Routing Function
 - Allocators
 - Switch

Pipelined


- 3 stage pipeline for Wormhole
- 4 stage pipeline for VCs
- Includes state storage for each sub-module

Connects to Injection / Ejection Queues





OpenSoC Top Level Modules VC Router








Office of Science 19

The Demo An SoC Design for HPC



- Z-Scale processors connected in a Concentrated Mesh
- 4 Z-scale processors
- 2x2 Concentrated mesh with 2 virtual channels





The Code


< >	ZscaleChip.scala	•
116 117 118 119 120 121	<pre>class:ZscaleTop_withOpenSoC_2x2 extends Module {</pre>	
122 123 124 125 126 127	<pre></pre>	
128 129 130 131 132 133 134	<pre>var parms= 0penSoC.Rerameters.empty parms= parms.child("MyOpenSoC_Odesh", Map(</pre>	The second secon
135 136 137 138 139 140	<pre></pre>	The second secon
141 142 143 144 145 146 147	<pre>("packetWidth"->OpenSoC.Hard(32)),</pre>	Environmental Control of Section 2015
148 149 150 151 152 153 154	<pre>("flitIDwidth"->OpenSoC.Hard(4)), ("payloadWidth"->OpenSoC.Hard(32)), ("payloadWidth"->OpenSoC.Soft((32)), ("InputFlitizer"->OpenSoC.Soft((parms: OpenSoC.Soft(1)), ("InputFlitizer"->OpenSoC.Soft((parms: OpenSoC.Parameters) => new OpenSoC.FlitToNetworkPacket(parms))), ("OutputPacketizer"->OpenSoC.Soft((parms: OpenSoC.Parameters) => new OpenSoC.FlitToNetworkPacket(parms))), ("Decoupled"->OpenSoC.Hard(true)),</pre>	
155 156 157 158 159 160 161	<pre>("numPriorityLevels"->OpenSoC.Hard(1)) // // // // // // // // // // // // //</pre>	
162 163 164 165 166 167 168 169 170	<pre>val doneSignals = Vec.fill(nuProcessors){ for (proc <- 0 until numProcessors){ val sys = Module(new ZscaleSystem_Simple) val networKOM Module(new ZscaleSystem_Simple) val networKOM Module(new GenSoc.Hard(22)), ("payloadMidth"=>OpenSoc.Hard(22)), ("payloadMidth"=>OpenSoc.Hard(22)), ("payloadMidth"=>OpenSoc.Soft(16)))) </pre>	
170 171 172 173 174 175 176 177	sys.io.host — → io.host(proc) — io.dram(proc) → > sys.io.dram — networkM.io.slave → sys.io.dram — network.io.ports(proc).in → networkMM.io.injPacket — network.io.ports(proc).out → networkMM.io.ejcPacket	
177 178 179 180 181 182 183	- networkDMA.io.fpgaID ∞ io.fpgaID - doneSignals(proc) := networkDMA.io.done -} -io.done := orR(doneSignals.toBits)	
184	-io. <i>routersBusyPacked</i> := network.io.cyclesRouterBusy.toBits	
Line 18	5, Column 1 Sp	aces: 2 Scala





Results

Inter-Thread Latency







More Information

http://www.codexhpc.org



CoDEx



